PORTALE DELLA DIDATTICA

PORTALE DELLA DIDATTICA

PORTALE DELLA DIDATTICA

Elenco notifiche



Secure Hardware Design for Modern Cryuptography (insegnamento su invito)

01VYIRV

A.A. 2024/25

Course Language

Inglese

Degree programme(s)

Doctorate Research in Ingegneria Elettrica, Elettronica E Delle Comunicazioni - Torino

Course structure
Teaching Hours
Lezioni 25
Lecturers
Teacher Status SSD h.Les h.Ex h.Lab h.Tut Years teaching
Masera Guido Professore Ordinario IINF-01/A 2 0 0 0 1
Co-lectures
Espandi

Context
SSD CFU Activities Area context
*** N/A ***    
The course aims to provide an overview of the issues related to the design of accelerators for efficient cryptographic primitives and resistant to side-channel attacks.
The course aims to provide an overview of the issues related to the design of accelerators for efficient cryptographic primitives and resistant to side-channel attacks.
-
-
Guest Lecture Alessandro Berenghi- Politecnico di Milano The course is divided into 5 sessions, each lasting 5 hours; evaluation will be carried out after the participants have presented a critical review carried out after reading a scientific article. The course programme is divided into five sections: 1. Efficient implementations, 2. Passive side-channel attacks, 3. Countermeasures to passive side channel attacks, 4. Active side channel attacks, 5. Countermeasures to passive side channel attacks.
Guest Lecture Alessandro Berenghi- Politecnico di Milano The course is divided into 5 sessions, each lasting 5 hours; evaluation will be carried out after the participants have presented a critical review carried out after reading a scientific article. The course programme is divided into five sections: 1. Efficient implementations, 2. Passive side-channel attacks, 3. Countermeasures to passive side channel attacks, 4. Active side channel attacks, 5. Countermeasures to passive side channel attacks.
In presenza
On site
Presentazione orale
Oral presentation
P.D.2-2 - Giugno
P.D.2-2 - June