Politecnico di Torino
Politecnico di Torino
   
Login  
it
Politecnico di Torino
Academic Year 2007/08
01GOLCY
Computer architectures
Master of science-level of the Bologna process in Computer Engineering - Torino
Teacher Status SSD Les Ex Lab Tut Years teaching
Sonza Reorda Matteo ORARIO RICEVIMENTO PO ING-INF/05 3.5 1 0.5 0 8
SSD CFU Activities Area context
ING-INF/05 5 B - Caratterizzanti Ingegneria informatica
Objectives of the course
The course aims at providing some information about architecture of modern microprocessor owning a pipelined and superscalar architecture. The course also provides the student with basic knowledge about the architecture and organization of a modern general-purpose system, using the PC system as a case of study.
Prerequisites
Students are supposed to have a general knowledge about computer architecture and microprocessor-based systems.
Syllabus
The major topics dealt with during the course are:
' Key ideas about microprocessor architecture
' Pipelined architectures
' Superscalar architectures
' Organization of a PC system
o processor
o chipset
o memory subsystem
o busses
o I/O devices management.
Bibliography
J.L. Hennessy, D.A. Patterson: Computer Architecture: a Quantitative Approach, Morgan Kaufmann Publishers, Inc., III Edition, 2002
H.-P. Messmer: The indispensable PC Hardware book, Addison-Wesley, IV Edition, 2002
Revisions / Exam
written exam, and optional oral examination

Programma definitivo per l'A.A.2010/11
Back



© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
WCAG 2.0 (Level AA)
Contatti