Politecnico di Torino
Politecnico di Torino
Politecnico di Torino
Academic Year 2009/10
Computer architecture
Master of science-level of the Bologna process in Computer Engineering - Torino
Teacher Status SSD Les Ex Lab Tut Years teaching
Rebaudengo Maurizio ORARIO RICEVIMENTO O2 ING-INF/05 35 16 10 0 2
SSD CFU Activities Area context
ING-INF/05 5 B - Caratterizzanti Ingegneria informatica
This course describes the architecture of advanced microcontrollers (such as the cores in the ARM family) which find wide usage in most embedded systems. The study of the core's architecture will be complemented with the analysis of the most common peripheral and memory components, thus providing the students with the basic capabilities concerning the design and the integration of the hardware section of a complete embedded system. The lab sessions will enable the students to acquire practical experience on the concepts illustrated during the lectures.

Programma definitivo per l'A.A.2009/10

© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
WCAG 2.0 (Level AA)