Politecnico di Torino
Politecnico di Torino
   
Login  
it
Politecnico di Torino
Academic Year 2007/08
05AGABN
Computer systems
1st degree and Bachelor-level of the Bologna process in Telecommunication Engineering - Torino
Teacher Status SSD Les Ex Lab Tut Years teaching
Montuschi Paolo ORARIO RICEVIMENTO PO ING-INF/05 4 1 0 0 9
SSD CFU Activities Area context
ING-INF/05 5 B - Caratterizzanti Ingegneria informatica
Objectives of the course
The course aims at providing the basic information about the architecture of a computer system. The main topics are: basics of circuit design at the gate and RT level, CPU architecture, Assembly level programming languages, microprogrammed and hardwired control units, arithmetic units, memories (e.g., ROM, SRAM, DRAM) and memory management systems (virtual memory, caches, and CAMs), peripheral devices (e.g., tapes, disks) and their management (serial and parallel port interfaces, timers, interrupt and DMA controllers), communication structures. The course also introduces the basic concepts about RISC and superscalar processors.
Prerequisites
Basics in Computer Science (Boolean algebra, data representation, high-level programming).
Syllabus
The major topics include:
' Computer System Evolution
' Design Methodologies: gate, register, and system levels
' Processors: Architecture, data representation, Assembly languages
' Input/Output management
' Memory System Organization
' Arithmetic Units
' Control Units
' RISC and superscalar microprocessors.
Bibliography
V.C. Hamacher, Zvonko G. Vranesic and Safwat G. Zaky, 'Computer Organization', Fourth Edition, McGraw-Hill, 555 pages, December 1995
Revisions / Exam
written examination, oral examination optional

Programma definitivo per l'A.A.2006/07
Back



© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
WCAG 2.0 (Level AA)
Contatti