PORTALE DELLA DIDATTICA

Ricerca CERCA
  KEYWORD

Study and development of enhanced SRAM configuration memory for the new generation of reconfigurable SoC

Parole chiave AEROSPACE, FPGA, SATELLITE, TEST

Riferimenti MATTEO SONZA REORDA, LUCA STERPONE

Gruppi di ricerca ELECTRONIC CAD & RELIABILITY GROUP - CAD

Tipo tesi TESI DI RICERCA IN AZIENDA

Descrizione The goal of the thesis is the development and implementation of configuration encoding on the state-of-the-art SRAM-based
FPGA for aerospace application immune to radiation effects (SIRF device). The thesis, done in collaboration with
Xilinx USA, consists in a weekly collaboration with Xilinx (generally done on wednesday) for the evaluation of
the activity progress and consits on implement CORDIC cores module within the SIRF SRAM-based FPGA and analyzing
the robustness using state-of-the-art commercial tools available (VERI-Place) providing the expected error rate
characterization. The design will be performed using the Xilinx ISE tool deployed for Aerospace Application and
the results will be included in the Xilinx SEE Consortium including NASA and JPL.

Conoscenze richieste Good knowledge of VHDL, C and C++

Note The thesis is performed in collaboration with Xilinx USA


Scadenza validita proposta 30/11/2015      PROPONI LA TUA CANDIDATURA




© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti