ITA
|
ENG
PORTALE DELLA DIDATTICA
CERCA
KEYWORD
RESEARCH GROUPS
Theses at Politecnico
Theses in external company
Theses abroad
Area Architecture
Area Engineering
DEPARTMENTS
Dipartimento Di Architettura E Design
Dipartimento Di Automatica E Informatica
Dipartimento Energia
Dipartimento Di Elettronica E Telecomunicazioni
Dipartimento Di Ingegneria Dell'Ambiente, Del Territorio E Delle Infrastrutture
Dipartimento Di Ingegneria Gestionale E Della Produzione
Dipartimento Di Ingegneria Meccanica E Aerospaziale
Dipartimento Di Scienza Applicata E Tecnologia
Dipartimento Di Ingegneria Strutturale, Edile E Geotecnica
Dipartimento Di Scienze Matematiche
Dipartimento Interateneo Di Scienze, Progetto E Politiche Del Territorio
Dipartimento Interateneo Di Scienze Per La Vita E Per La Salute
Keyword: COMPILERS
A new language for designing synthetic life
DI CARLO STEFANO
SAVINO ALESSANDRO
DAUIN - GR-24 - SMILIES - reSilient coMputer archItectures and LIfE Sci
TESI AZIENDA
TESI ALL'ESTERO
Advanced 3D-ICE Thermal Modelling: Driving Innovation in High-Performance Computing Architecture Design
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
TESI ALL'ESTERO
Cycle-estimation through Just-in-time-compilation in MLIR
BURRELLO ALESSIO
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
TESI AZIENDA
Deep Learning Compiler for Smart Sensors
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Design and implementation of a verifier for eBPF code compilation
SISTO RICCARDO
COMPUTER NETWORKS GROUP - NETGROUP
DAUIN - GR-03 - COMPUTER NETWORKS GROUP - NETGROUP
GR-03 - COMPUTER NETWORKS GROUP - NETGROUP
NETGROUP
TESI AZIENDA
Enabling Local Tightly, Global Loosely coupled Programmable Accelerators in Heterogeneous Systems
BURRELLO ALESSIO
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Exploration and mapping on ultra-parallel heterogeneous architectures: A performance analysis and exploration of a NAS algorithm for deep neural networks
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Exploration of uTVM and Extension to Ultra-low-power Multi-core Platforms Based on RISC-V
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
TESI AZIENDA
Extending the Open-source TVM Compiler to Deploy Deep Neural Networks on the GreenWaves' GAP9 Platform
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
TESI ALL'ESTERO
Integrating design space exploration in modern compilation toolchains
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
TESI AZIENDA
TESI ALL'ESTERO
PPACT Evaluation of a Vector Functional Unit
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
TESI AZIENDA
TESI ALL'ESTERO
Pioneering ARM DSU big.LITTLE Cluster Optimization
JAHIER PAGLIARI DANIELE
DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
ELECTRONIC DESIGN AUTOMATION - EDA
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA