Politecnico di Torino | Servizi per la didattica

ITA | ENG

PORTALE DELLA DIDATTICA

KEYWORD

RESEARCH GROUPS

: Theses at Politecnico; Theses in external company; Theses abroad

Area Architecture

Area Engineering

DEPARTMENTS

Keyword: COMPUTER ARCHITECTURES

Automated Synthesis of Vulnerable RISC-V based Architectures PRINETTO PAOLO ERNESTO GR-21 - TESTGROUP - TESTGROUP

Development and Optimization of a Hardware Security Module (HSM) in GEM5 DI CARLO STEFANO SAVINO ALESSANDRO DAUIN - GR-24 - SMILIES - reSilient coMputer archItectures and LIfE Sci

Exploration of Fault Attack Mutations DI CARLO STEFANO SAVINO ALESSANDRO DAUIN - GR-24 - reSilient coMputer archItectures and LIfE Sci - SMILIES

Modelling Physical Unclonable Functions as GEM5 Components DI CARLO STEFANO SAVINO ALESSANDRO DAUIN - GR-24 - reSilient coMputer archItectures and LIfE Sci - SMILIES

azienda

TESI AZIENDA estero

estero

TESI ALL'ESTERO Verification and Validation of Chip Functionalities in the APPLE Design Flow (inership at APPLE, Campeon, Neubiberg, Munich, Germany) BERNARDI PAOLO QUER STEFANO DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD DAUIN - GR-13 - METODI FORMALI - FM