ITA
|
ENG
PORTALE DELLA DIDATTICA
CERCA
KEYWORD
RESEARCH GROUPS
Theses at Politecnico
Theses in external company
Theses abroad
Area Architecture
Area Engineering
DEPARTMENTS
Dipartimento Di Architettura E Design
Dipartimento Di Automatica E Informatica
Dipartimento Energia
Dipartimento Di Elettronica E Telecomunicazioni
Dipartimento Di Ingegneria Dell'Ambiente, Del Territorio E Delle Infrastrutture
Dipartimento Di Ingegneria Gestionale E Della Produzione
Dipartimento Di Ingegneria Meccanica E Aerospaziale
Dipartimento Di Scienza Applicata E Tecnologia
Dipartimento Di Ingegneria Strutturale, Edile E Geotecnica
Dipartimento Di Scienze Matematiche
Dipartimento Interateneo Di Scienze, Progetto E Politiche Del Territorio
Dipartimento Interateneo Di Scienze Per La Vita E Per La Salute
Keyword: EMBEDDED SYSTEMS
A Secure Real-Time Operating System for the SEcube™ Platform
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
TESI ALL'ESTERO
Advanced C++14 Multithreading Modelling of Electronics Systems
SANCHEZ SANCHEZ EDGAR ERNESTO
SAVINO ALESSANDRO
TESTGROUP - TESTGROUP
Approximate Computing Benchmarks for Embedded Systems
SAVINO ALESSANDRO
TESTGROUP - TESTGROUP
TESI AZIENDA
Boot Time Estimation Model & Tool
TORCHIANO MARCO
SOFTWARE ENGINEERING GROUP - SOFTENG
Convolutional Neural Network cores towards Deep Space
STERPONE LUCA
GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Design and Development of PUFs (Physical Unclonable Functions)
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
TESI AZIENDA
Design of a C++ control application for innovative laser-based tires profiling system @Tire Profiles Italy
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Design of a FPGA-based MPEG compression algorithm for UAV payload
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Design of a FPGA-based OCR algorithm for UAV payload control
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Design of a FPGA-based TPM Security Device
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Design of a FPGA-based processor for UAV payload control
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Development of a QEMU-based environment for the reliability characterization of Xilinx on-chip systems
BERNARDI PAOLO
GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Development of a Security-Oriented RISC-V SoC Architecture
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Development of an innovative Hybrid HW/SW Architecture
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Effective and secure challenge-response protocol for FPGA-based PUFs (Physical Unclonable Functions)
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Embedded Systems Security via Control-Flow Integrity
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Enhancing dependability in FPGA-based systems for future space exploration missions
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Experimental evaluation of High Level Synthesis Tools and related Design Styles definition
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Experimental evaluation of real-time protocol stacks
CIBRARIO BERTOLOTTI IVAN
IEIIT/CNR COMPUTER ENGINEERING AND NETWORKS GROUP
FPGA-based accelerators for future Mars exploration missions
DI CARLO STEFANO
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
FPGA-based implementation of Cryptographic Algorithms for the Advanced Open-source Security Platform SEcube™
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Fast and Secure Image Processing applications
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Hardware-Based Schedulers approaches for Linux OS
REBAUDENGO MAURIZIO
SAVINO ALESSANDRO
ELECTRONIC CAD & RELIABILITY GROUP - CAD
TESTGROUP - TESTGROUP
Implementation of Reduced-Precision Convolutional Neural Networks
JAHIER PAGLIARI DANIELE
PONCINO MASSIMO
GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Internet Protocol (IP) support for SEcube™ board
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Multithreaded support Embedded Application on RISC-V
SANCHEZ SANCHEZ EDGAR ERNESTO
SAVINO ALESSANDRO
ELECTRONIC CAD & RELIABILITY GROUP - CAD
TESTGROUP - TESTGROUP
Open source software development for lab measurement automation
JANNER DAVIDE LUCA
AA - Glasses, Ceramics and Composites
Public Key Infrastructure for the SEcube™ Platform
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Secure Data Management in e-Health Applications through the Advanced Open-source Security Platform SEcube™
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Secure Device Drivers Development for the Advanced Open-Source Security Platform SEcube™
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Secure Edge-Computing exploiting Artificial Intelligence Applications
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Secure File System Development for the Advanced Open-source Security Platform SEcube™
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Secure Internet-of-Things (IoT) applications in Industry 4.0
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Securing IoT Communications via the SEcube™ Platform
PRINETTO PAOLO ERNESTO
GR-21 - TESTGROUP - TESTGROUP
Software Development Kit (SDK) Development for the Advanced Open-source Security Platform SEcube™
PRINETTO PAOLO ERNESTO
TESTGROUP - TESTGROUP
Study and development of a Reconfigurable-based Adaptive Artifical Intelligence Core
STERPONE LUCA
GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Sviluppo di algoritmi di monitoraggio su sistemi Embedded con architerttura ARM per applicazioni ferroviarie.
BOSSO NICOLA
Laboratorio di costruzione e dinamica ferroviaria
© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti