PORTALE DELLA DIDATTICA

Ricerca CERCA
  KEYWORD

Design of high performance memory systems for Datacenter Embedded Systems

Parole chiave ACCELERATORI HARDWARE, FPGA

Riferimenti LUCA STERPONE

Gruppi di ricerca DAUIN - AEROSPACE AND SAFETY COMPUTING LAB

Descrizione The main goal of this thesis is to design an efficient architecture for access to the memory system of datacenter FPGA using High Level Synthesis accelerator design. A specific set of memory bound applications will be used to evaluate the available off-chip memory bandwidgth. The design will be tuned according to the following steps: number of concurrent memory access, the data size of each memory port, the maximum burst lenght of each port and the size and time of the consecutive data access.
The thesis has an high research orientation and it is performed in cooperation with the Xilinx company.

Conoscenze richieste Computer Architecture, Operative Systems

Note High Level Synthesis, Accelerators


Scadenza validita proposta 01/11/2023      PROPONI LA TUA CANDIDATURA




© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti