PORTALE DELLA DIDATTICA

Ricerca CERCA
  KEYWORD

Area Architettura

Advanced C++14 Multithreading Modelling of Electronics Systems

estero Tesi all'estero


Parole chiave EMBEDDED SYSTEMS, MULTICORE SYSTEMS, PARALLEL COMPUTING, ARCHITECTURE SOFTWARE DISTRIBU

Riferimenti EDGAR ERNESTO SANCHEZ SANCHEZ, ALESSANDRO SAVINO

Gruppi di ricerca TESTGROUP - TESTGROUP

Tipo tesi HARDWARE AND SOFTWARE DESIGN, RESEARCH / EXPERIMENTAL

Descrizione Goals:
Application of the advanced multithreading paradigms of C++14 to model the execution of Register-Transfer Level (RTL) components
Description:
When designing Electronics Systems, the usage of Register Transfer Level (RTL) languages such as VHDL or Verilog is a compulsory step. One of the big blocking point is the necessity of expressing the concurrent behavior of the components and their interaction in terms of both data and control flow. Concurrency is expressed as dependencies on the value of “signals” shared between “processes”. This peculiarity is especially problematic in two key fields: Verification and High-Level Synthesis (HLS).
For verification purposes, it is extremely difficult and time-consuming to model the concurrent interactions of RTL components and guarantee their correctness. Similarly, HLS struggles in extracting parallelism for high-level programs written in languages such as C/C++ and translate them in RTL, which uses completely different semantics.
In this context, C++14 introduced several novelties to handle concurrency. Most notably, it is possible to natively define asynchronous execution and data-based synchronization points using the “future” construct. These new semantics are interestingly similar to RTL.
The aim of this internship is to perform an in-depth analysis of C++14 “futures” and propose their application to model RTL components, either in terms of Verification or HLD depending on the applicant’s preferences.
Learned Outcomes: Advanced Multithreading, RTL Verification, HLS

Conoscenze richieste C++ programming, Parallel Programming, VHDL or Verilog

Note This Thesis is a collaboration with Grenoble Institute of Technology (Grenoble-INP), France


Scadenza validita proposta 29/01/2020      PROPONI LA TUA CANDIDATURA




© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti