PORTALE DELLA DIDATTICA

Ricerca CERCA
  KEYWORD

Keyword: FPGA

azienda TESI AZIENDA 5G Physical Layer on USRP Platforms  GAUDINO ROBERTO  Optical Communication group (OPTCOM)
Acceleration of software applications via High-Level Synthesis for FPGAs  LAVAGNO LUCIANO  LAZARESCU MIHAI TEODOR  microelettronica
Adaptable Dynamically Reconfigurable Hardware for Space Mission Rovers  STERPONE LUCA  ELECTRONIC CAD & RELIABILITY GROUP - CAD
An Open-source Self Reconfigurable Architecture for Aerospace Applications  STERPONE LUCA  GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Design and development of a Muon detector  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Design of a FPGA-based MPEG compression algorithm for UAV payload  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Design of a FPGA-based OCR algorithm for UAV payload control  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Design of a FPGA-based TPM Security Device  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Design of a FPGA-based processor for UAV payload control  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Design of high performance memory systems for Datacenter Embedded Systems  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
esteroTESI ALL'ESTERO Development of a FPGA radiation tolerant microcontroller interface for LHC facility  STERPONE LUCA  GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Development of a Soft Error tolerant Parallel Hash Table on FPGAs for safety critical applications  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Development of an FPGA prototype of a novel fully digital D/A converter for System-on-Chips in nanoscale CMOS  CASU MARIO ROBERTO  CROVETTI PAOLO STEFANO  VLSILAB (VLSI theory, design and applications)
Development of an innovative Hybrid HW/SW Architecture  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
EXOMARS test bench development  VIOLANTE MASSIMO  ELECTRONIC CAD & RELIABILITY GROUP - CAD
Enhancing dependability in FPGA-based systems for future space exploration missions  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Evaluation methods for the robustness of a radiation tolerant RISC-V processor for deep space applications  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
FPGA-based accelerators for future Mars exploration missions  DI CARLO STEFANO  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Floor planning for FPGAs  LAVAGNO LUCIANO  microelettronica
Hardware-based Machine Learning for Event-Based sEMG-based Gesture Recognition  DEMARCHI DANILO  MOTTO ROS PAOLO  MiNES (Micro&Nano Electronic Systems)
Lightweight AI inference on Embedded Systems  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Low-energy Razor circuit implementation on FPGA  LAVAGNO LUCIANO  Microelectronics
Methods for the dependability evaluation of FPGA with dynamic reconfiguration  STERPONE LUCA  ELECTRONIC CAD & RELIABILITY GROUP - CAD
azienda TESI AZIENDA Microprocessor-based Self Test for on-line testing of airplane electronic system  STERPONE LUCA  ELECTRONIC CAD & RELIABILITY GROUP - CAD
azienda TESI AZIENDA Microprocessor-based Self Test for on-line testing of airplane electronic system  STERPONE LUCA  ELECTRONIC CAD & RELIABILITY GROUP - CAD
azienda TESI AZIENDA Microprocessor-based Selft Test for on-line testing of airplane electronic system  STERPONE LUCA  ELECTRONIC CAD & RELIABILITY GROUP - CAD
Microwave Technology for Brain Imaging and Monitoring  CASU MARIO ROBERTO  VIPIANA FRANCESCA  Applied Electromagnetics  VLSI THEORY, DESIGN AND APPLICATIONS (VLSILAB)
azienda TESI AZIENDA Noise analysis in FPGA for time and frequency metrology  COSTANZO GIOVANNI ANTONIO
On the implementation and reliability analysis of the Embedded Soft-processor on Reconfigurable Devices  AZIMI SARAH  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Resilient FPGA implementations of Deep Neural Networks  CASU MARIO ROBERTO  LAVAGNO LUCIANO  LAZARESCU MIHAI TEODOR  VLSILAB (VLSI theory, design and applications)
Speech Rate Recognition @Centro Ricerche e Innovazione Tecnologica RAI  PRINETTO PAOLO ERNESTO  TESTGROUP - TESTGROUP
Study and development of enhanced SRAM configuration memory for the new generation of reconfigurable SoC  SONZA REORDA MATTEO  STERPONE LUCA  ELECTRONIC CAD & RELIABILITY GROUP - CAD
Study and development of fault tolerance mitigation methods for TPU architectures  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Study and development of new TPU architectures for High Performance Computing applications  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD
Study and development of new computer architecture for space applications based on RISC-V processor  STERPONE LUCA  DAUIN - GR-05 - ELECTRONIC CAD & RELIABILITY GROUP - CAD




© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti